MAX7000A PDF Datasheet
Please enter the part number you wish to PDF download in the search bar.
Description
This is Programmable Logic Device. MAX 7000A
®
Includes MAX 7000AE
Programmable Logic Device
Data Sheet
October 2002, ver. 4.3
Features...
-
-
- - -
- - -
High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1) 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532 EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532 Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1 Supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71 Enhanced ISP features Enhanced ISP algorithm for faster programming (excluding EPM7128A and EPM7256A devices) ISP_Done bit to ensure complete programming (excluding EPM7128A and EPM7256A devices) Pull-up resistor on I, O pins during in-syst.